Abstract-Power consumption during at-speed scan-based testing can be significantly higher than that during normal functional mode in both shift and capture phases, which can cause circuits' reliability concerns during manufacturing test. This paper proposes a novel X-filling technique, namely "iFill", to address the above issue, by analyzing the impact of X-bits on switching activities of the circuit nodes in the two different phases. In addition, different from prior -filling methods for shift-power reduction that can only reduce shift-in power, our method is able to cut down power consumptions in both shift-in and shift-out processes. Experimental results on benchmark circuits show that the proposed technique can guarantee the power safety in both shift and capture phases during at-speed scan-based testing.
1) The elevated average power consumption adds to the thermal load that must be transported away from the CUT and can cause structural damage to the silicon, bonding wires, or the package. 2) The excessive peak power dissipation is likely to cause a large voltage drop that may lead to erroneous data transfer in test mode only, especially in capture phase of at-speed testing, thus invalidating the testing process and leading to unnecessary test yield loss [2] [3] [4] . It is likely that a CUT's power rating is violated in both shift mode and capture mode in scan tests. A significant amount of research work has been proposed to address this problem in the literature, which can be broadly divided into two categories: design-for-testability (DfT)-based solutions [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] and software-based solutions [20] [21] [22] [23] [24] [25] [26] [27] [28] [29] [30] [31] [32] [33] [34] [35] . Generally speaking, DfT-based solutions are more effective for test power reduction by introducing dedicated DfT hardware to suppress switching acclivities in the CUT. Software-based solutions, on the other hand, usually cannot achieve the same amount of test power reduction as that of DfT-based solutions, but they do not involve any DfT overhead and can be easily integrated into conventional IC design flow. In this work, we focus on one of the most widely-used software-based solutions for test power reduction, which tries to reduce the CUT's switching activities by filling the don't-care bits (i.e., X-bits) in given test cubes intelligently, known as the X-filling technique.
Various X-filling techniques have been proposed in the literature to reduce shift-and/or capture-power in scan-based testing. However, they either target only one type of power consumption (i.e., shift-power reduction [20] or capture-power reduction [21] [22] [23] [24] ) or do not consider the differences of these two types of power consumptions [25] . In addition, prior work on shiftpower reduction (e.g., Adjacent fill [20] ) considers the shift-in power consumption only, which, unfortunately, may lead to excessive power during the shift-out process.
In this paper, by investigating the impact of X-bits on test power consumption, we propose a novel X-filling technique, namely "iFill", to reduce both shift-and capture-power during scan tests. In the proposed approach, first, we try to fill as few as possible X-bits to keep the capture-power under the peak power limit of the CUT to avoid test overkills, and then use the remaining X-bits to reduce shift-power as much as possible to cut down the CUT's average power consumption, so that designers are able to use higher shift frequency and/or increase test parallelism to reduce the CUT's test time and hence cut down the test cost. Moreover, the proposed X-filling technique is able to reduce power consumptions in both shift-in and shift-out processes, thus leading to significant shift-power reduction. To verify the effectiveness of the proposed iFill technique, we conduct experiments on various ISCAS'89 and ITC'99 benchmark circuits and the results show that our technique is superior to known techniques in the literature in terms of both shift-and/or capture-power reduction.
The remainder of this paper is organized as follows. Section II presents background of this work and Section III analyzes the impact of X-filling on shift-and capture-power in at-speed scan testing. In Section IV, the proposed iFill X-filling procedure is detailed. Experimental results on several benchmark circuits are presented in Section V. Finally, Section VI concludes this paper and lists some future research directions.
II. BACKGROUND

A. Power Consumption in At-Speed Scan-Based Testing
At-speed scan-based tests facilitate to detect speed-related defects of the CUTs and have been widely utilized in the industry in recent years, which typically involve a long low-frequency shift phase and a short at-speed capture phase. There are mainly two types of at-speed scan-based testing approaches: Launch-on-Shift (LoS) and Launch-on-Capture (LoC). LoC scheme is more widely utilized because it does not need the expensive high-speed scan-enable signal required by the LoS scheme. As shown in Fig. 1 , there are three types of clock signals in LoC scheme: "SCLK" represents the shift clock signal, under which the test vectors are shift-in/out of the scan chains; "ACLK" is the at-speed clock in the CUT to be applied in the capture phase; "TCLK" is the clock signal that the sequential elements on the scan chain will receive, by MUXing "SCLK" and "ACLK" signals. Typically two capture cycles ( and ) are used to detect defects. We denote the initial state of the scan cells and the nodes in combinational portion of the circuit before capture as . The first capture launches the state into the CUT, while the second capture store the circuit state after the CUT is applied in functional mode. An example at-speed scan-based testing procedure is shown in Fig. 2 . The first test vector "10001" is shifted into the scan chain bit by bit in five clock cycles. After two capture cycles:
and , the response vector "00110" is captured into the scan chain and shifted out while the next test vector "01100" is scanned in concurrently.
It is important to note that shift and capture phases have different impact on the CUT's power consumption and hence they should be dealt with differently.
In shift mode, switching activities occur in both sequential elements and combinational logic when adjacent bits in test vectors have different logic values, highlighted by the dash lines in Fig. 2 . The shift process in scan-based testing not only dominates the test time of the CUT, but also determines the CUT's accumulated power dissipation. The main objective in shift-power reduction is thus to decrease it as much as possible, so that higher shift frequency and/or increase test parallelism can be applied to reduce the CUT's test time and hence cut down the test cost, under the average power constraint of the CUT.
In capture mode, on the other hand, since the duration is very short, it has limited impact on the CUT's accumulated test power consumption. However, because test vectors are usually generated to detect as many faults as possible, the excessive transitions in capture phase (highlighted as red waves in the scan cells in Fig. 2 ) may cause serious IR-drop and prolong circuit delay, thus causing false rejects (i.e., good chips fail the test) in at-speed tests. Consequently, the main objective in capture-power reduction is to keep it under a safe threshold to avoid test overkill. As long as this requirement is fulfilled, there is no need to further reduce capture-power.
B. Overview of Prior Work on Low-Power Testing
Reducing test power by modifying the circuit under test has been proposed by several research groups, including clock gating [5] , scan chain segmentation, or combinational logic division [6] [7] [8] [9] [10] [11] [12] , toggling suppression through circuitry insertion [13] , [14] , power reduction for built-in self-test (BIST) application [15] [16] [17] , scan enable disabling [18] , and circuit virtual partitioning [19] . The above solutions are usually quite effective for test power reduction, but they typically involve high DfT cost and are not readily applicable to regular IC design and test flow.
There are also many software-based techniques for test power reduction without incurring any DfT overhead. Test vector reordering is quite effective for shift-power reduction [27] . Powerconstrained test scheduling is often conducted in core-based testing, in which we carefully select embedded cores that are tested simultaneously according to a given power budget [26] , [36] . There are also many approaches that reduce the switching activities of the CUT by taking advantage of the X-bits in given test cubes, e.g., low-power automatic test pattern generation (ATPG) techniques in [28] [29] [30] [31] , the test compression strategy in [32] and [34] , and the various X-filling techniques proposed recently in [20] [21] [22] [23] [24] [25] , and [35] . As X-filling techniques do not require to rerun the time-consuming application test pattern generation (ATPG) process and can work together with other DfTbased solutions to further reduce test power (if necessary), they have received lots of attention recently from both academia and industry [20] [21] [22] [23] [24] [25] .
C. X-Filling for Shift-and Capture-Power Reduction
It has been shown that test cubes for industrial circuits contain as much as 95%-98% X-bits, which can be filled with logic "0" or logic "1" freely without affecting the CUT's fault coverage 1 . It should also be noted that, even if the given tests are fully specified, the don't-care bits can still be identified with techniques such as the one proposed in [37] .
X-filling for shift-power reduction tries to generate fewer differences between adjacent scan cells. The so-called weighted transition metric (WTM) was proposed in [38] to estimate shiftpower caused by these logic value differences. That is, the shiftpower in the th test vector is estimated as follows: (1) where is the number of scan cells in the scan chain, represents the logic value of the th scan cell in this test vector.
Based on the previous formula, [20] proposed a simple X-filling method that fills X-bits according to the logic values of their adjacent scan cells for shift-in power reduction, namely Adjacent fill. For example, if the test vector is "01XX1XX0X", it will be filled as "011111100", and of this test vector can be calculated as:
, which has the minimum transitions among all the possible X-filling options for the shift-in process. Unfortunately, Adjacent fill cannot be applied to shift-out power reduction and may cause serious capture-power problem.
X-filling for capture-power reduction is quite different from the above. The CUT's switching activities in capture mode is caused by logic value differences in scan cells before and after the capture cycle. Filling one X-bit in the test stimuli may cause several X-bits in test responses to turn into determined logic values ("1" or "0"). Therefore, we need to consider the impact on test responses when filling X-bits in the test stimuli.
Wen et al. [21] first addressed the low capture-power X-filling problem. They mainly considered the transitions at the output of scan flip-flops (SFFs) during X-filling, which, however, does not necessarily have a good correlation with the total capture-power of the whole circuit (i.e., both FFs and combinational gates). Later, in [24] , they took the above shortcoming into consideration and introduced a new method to select the X-filling target based on a so-called set-simulation technique, which is proved to be a more effective X-filling method with experimental results on ISCAS'89 circuits. One of the main limitations of [21] and [24] is that their computational time is quite high. This is because: 1) they are incremental filling approaches, that is, they fill the X-bits in the test cubes one by one and 2) forward implications and backward justification are extensively used in their methodologies.
In fact, the complexity of the set-simulation techniques proposed in [24] is quite high and it is difficult, if not impossible, to be applicable for at-speed two-pattern tests in industrial designs. In [23] , Remersaro et al. developed an efficient probability-based X-filling technique, called Preferred fill, which tries to fill all X-bits in the test cube in one step, instead of using incremental fill and logic simulation. Their technique, however, is inherently less effective as the available information for the probability calculation in their single-step filling is quite limited. Also, only transitions at the SFFs are considered while the transitions at logic gates are ignored in their work.
The above X-filling techniques target either shift-power reduction or capture-power reduction, but not both. This is unfortunate, because filling these unspecified bits has impact on both shift-and capture-power. Because the number of X-bits in test cubes is limited but the objectives are different, low shift-power X-filling techniques may result in high capture-power dissipation, and vice versa. As a result, it is necessary to consider both shift-and capture-power reduction during the X-filling process to gain both satisfied test power result during at-speed scan testing.
Remersaro et al. [25] takes a fully specified test set as input and generates a new test set with reduced shift-power and capture-power. The authors first identify X-bits in the test set and then fill 50% of the X-bits using Preferred fill [23] while the remaining X-bits are filled next using Adjacent fill [20] . However, filling half of the X-bits for capture-power reduction and the other half for shift-power reduction is not a very good strategy. This is because, as discussed previously, the shift-power dissipations and the capture-power dissipation should be dealt with differently. The main objective in shift-power reduction is to decrease the average test power dissipation as much as possible; while the main duty in capture-power reduction is to keep it under a safe peak power limit.
III. IMPACT ANALYSISFOR X-FILLING
In this work, we propose to study the impact of different X-bits on the CUT's shift-and capture-power (namely S-impact and C-impact, respectively), and use them to guide the X-filling process.
A. Impact of X-Bits on Capture-Power
To make the impact of X-bits in test stimuli on capture transitions more clear, for an at-speed scan test with timing diagram shown in Fig. 1 , we first expand the CUT's combinational logic portion into two time-frames (as shown in Fig. 3) . and denote the state of the circuit nodes before the launch and capture cycles, respectively; while S3 shows the final test responses after capture. As can be observed from this figure, the CUT is only applied at-speed in the capture cycle (i.e., launch of S2 and the unloading of S3 are not applied at-speed) in LoC scheme. Consequently, only the switching activities in this at-speed capture cycle (caused by the CUT state converts from to ) may cause test overkills in at-speed testing. We therefore consider transitions in this at-speed capture cycle only when modeling the impact of filling an X-bit in the test stimuli (e.g., associated with ) on the CUT's capture-power dissipation. In Fig. 3 , denotes the probability for a circuit node (i.e., SFFs and logic gates) to be logic "1" or logic "0". For each X-bit in , its is initialized as (0.5, 0.5). The probabilities for internal circuit nodes are calculated based on the CUT's logic structure [23] . For example, for a two-input AND gate, e.g., in Fig. 3 , its two inputs are both X-bits with probability value of (0.5, 0.5), according to the property of AND gate, probabilities of being logic "1" and "0" of the gate's output line should be Similar computations can be applied to all types of gates in the CUT. We can thus obtain value for each circuit node in and , and the final test responses in . The filling order for X-bits has a significant impact on the capture-power of the CUT, as shown in [21] and [24] . While it is possible to calculate the impact of different X-bits more accurately based on the above probability analysis, this value needs to be updated after filling each X-bit, which incurs extremely high computational complexity. As a result, in our method, we propose to model the impact of an X-bit in a much simpler format using its fan-out information only. That is, generally speaking, an SFF with larger fan-out logic network cause more circuit transitions than an SFF with smaller one. Based on this observation, in this paper, we calculate simply as the fan-out SFFs and logic gates that do not have determined logic values in the capture cycle. For example, in Fig. 3, among 's fan-out logic network in the capture cycle, , ,
, and are all X-bits, which means they are likely to make transitions, and hence we calculate its capture impact to be the total number of these node as:
. Compared to the sophisticated method to calculate an X-bit's C-impact (namely X-score in their work) in [24] , our method does not need to conduct the time-consuming set-simulation task and greatly reduce computational effort.
It is important to note that the above C -impact is used to determine the filling order of X-bits for capture-power reduction. During the actual filling process for each X-bit, we still need to use the probability information to decide whether to fill the X-bit with logic "0" or logic "1" (detailed in Section IV-A).
B. Impact of X-Bits on Shift-Power
During scan shift phase, while the test stimuli are shifted into the scan cells, previous test responses are shifted out concurrently. Therefore, we first identify those sequential elements in that are possibly affected (turned into determined logic values from X-bits) when filling an X-bit in (denoted as ), again, by tracing its fan-out logic network. For the example circuit in Fig. 3 , when filling , are affected with possible transitions during the shift-out process. We only consider X-bits affected in because they are the final test responses that need to be shifted-out for observation, while is only an intermediate state.
Shift-power for a test vector depends not only on the number of transitions in it but also on their relative positions. Consider a particular X-bit residing at position on a scan chain with length , we propose to calculate the impact of filling X-bit in on shift-power as (2) where the first part and the second part of the above equation denote the impact of on shift-in power and the one on shift-out power, respectively.
Similarly, the above S-impact is used to determine the filling order of X-bits for shift-power reduction. We also use the probability information to decide whether to fill the X-bit with logic "0" or logic "1" during the actual filling process for each X-bit (detailed in Section IV-B).
IV. PROPOSED iFILL X-FILLING TECHNIQUE
In this section, we detail our proposed iFill X-filling solution, including C-filling for capture-power reduction, S-filling for shift-power reduction, and the overall algorithm to achieve both shift-and capture-power reduction objectives. In addition, we show how to improve the runtime efficiency of the proposed solution.
A. C-Filling for Capture-Power Reduction
As discussed earlier, it is not necessary to reduce capturepower as much as possible. Instead, we only need to control it to be smaller than a safe threshold and we wish to use as few as possible X-bits to achieve this objective, so that the remaining X-bits can be filled for shift-power reduction. Therefore, we need to fill X-bits with higher C-impact earlier.
The transition probability for a logic node in the capture cycle when filling is calculated as follows:
where ( ) is its probability to be "1" ("0") in , and ( ) is its probability to be "1" ("0") in . For example, in Fig. 3 , has "0" as its logic value in , so its is 0.0, and its is 1.0; in , since the logic value of becomes " ", according to the calculation of signal probabilities of its fan-in ports, its and are 0.25 and 0.75, respectively. Therefore, . The Capture Transition Probability (CTP) of the CUT caused by filling an X-bit in test stimuli can be calculated as sum of transition probabilities of X-bits in its fan-out part (4) Then we can decide the logic value to be filled for the target X-bit, which will cause less in fan-out portion of this scan cell. The decision flow is shown in Fig. 4 . For example in Fig. 3 , first, we will choose the X-bit has the largest C -impact, to fill. Because , , , , , and are logic nodes having undetermined values in fan-out portion of in the capture cycle, based on (4), we can calculate its as represents the transition probability of the logic node in fan-out logic structures of . From the above calculation, is lower than , which means filling with logic "0" will cause fewer possible transitions in the CUT in the capture cycle when compared to filling it with logic "1", therefore we should fill it accordingly. Note that, different from previous methods [21] [22] [23] that try to reduce the Hamming Distance between and through filling X-bit in the test stimuli with the same logic value as the logic value of this scan cell in ("1" in this case), our method considers directly the switching activities in all the nodes of the circuit caused by transitions in scan cells. This strategy is proven to be more effective in our experiments.
B. S-Filling for Shift-Power Reduction
Prior work on X-filling for shift-power reduction (e.g., [20] ) considers shift-in power only. This is unfortunate, because filling these unspecified bits has impact on both shift-in and shift-out power consumption.
To model the shift transition probability caused by logic differences between and its adjacent scan cells in the test stimuli, we calculate the shift-in transition probability (SITP) caused by filling this X-bit as follows: where ( ) represents the probability of to be 1 (0), is the position this X-bit resides, which relates to transition number it may cause during the shift-in.
The calculation of the shift-out transition possibility (SOTP) caused by filling is quite similar, which is (6) where ranges among all the X-bits affected by , and ( ) represents the probability of the response X-bit to be "1" ("0"). It should be noted that these X-bits in test responses can be in different scan chains. Now we can determine the total shift transition probability (STP) when filling with "1" and "0", respectively. It can be simply calculated as the sum of its and
To reduce shift-power, we should fill with the logic value that will cause fewer transitions in both shift-in and shift-out phases. As shown in Fig. 5, if , it means filling with logic "1" is likely to generate less circuit transitions during the scan shift phase than that of filling it with logic "0", so we should fill with logic "1". Otherwise, we should fill with logic "0". For example, consider filling in Fig. 6 (the X-bit with the maximum S-impact in current filling step in this test vector), its after X-filling is
For the test responses part, affects the 6th and 7th X-bit in scan chain 1 and the 22nd X-bit in scan chain 2, suppose the lengths of these two scan chains are both 50. The values for filling with "1"/ "0" are Therefore, after filling should be
From the calculation result we can see that, although filling with logic "1" (if using Adjacent fill [20] ) will cause fewer transitions in the shift-in phase, it may cause significantly higher transitions in the shift-out phase. To better consider the impact of filling this X-bit on shift-power dissipation, we should fill with logic "0" instead.
C. Overall Flow
The objective of the proposed iFill X-filling technique for simultaneous shift-and capture-power reduction is to keep the capture transitions under threshold and reduce shift transitions as much as possible. To meet this target, we proposed the overall flow as outlined in Fig. 7 . First, we try to conduct S-filling to use all the X-bits in test vectors for shift-power reduction and check whether the capture-power violates the constraint after the S-filling process. If it does, we need to re-load the initial test cube, and fill one X-bit with the highest C -impact value for capture-power reduction. After filling every X-bit for capture-power reduction, the test vector will be updated, and we will apply S-filling procedure one more time to fill the remaining X-bits and then the capture-power will be checked again to see whether this test vector still has capture-power violation. When there is no power violation, we have completed filling the vector; otherwise, C-filling procedure will be called again to reduce capture transitions. The above steps iterate themselves until there is no peak power violation or all X-bits have been utilized to reduce capture-power. If the capture transitions still violates the limit after all X-bits have been filled, this test pattern need to be discard. After X-filling for all the test patterns in give test set, new test patterns need to be generated for the faults the test pattern violating the capture power limit covered.
During the S-filling (C-filling) process, we always try to fill the X-bit with the highest S-impact (C-impact) value first. This incremental X-filling approach results in improved test power consumption when compared to the single-step filling approach such as Preferred fill [23] at the cost of higher computational time. While the proposed solution does not require to conduct backward justification as in [24] , its computational complexity may still be too high for industrial circuits. In the following subsection, we show how to improve the runtime efficiency of the proposed method.
D. Runtime Enhancement
From the previous section we can see that the computational complexity of the proposed flow for one test vector should be in the worst case, where is the number of X-bits in this test vector, when there are many X-bits in the test vector, the computational time of the above solution can be quite high, so we introduce several techniques to tackle this problem.
1) C-Filling for Multiple X-Bits at Once:
According to the flow in Fig. 7 , every time after conducting C-filling for an X-bit, S-filling is called for the remaining X-bits again, which involves a significant amount of computation effort. Therefore, we would like to reduce the number of the above iterations by filling multiple X-bits in the C-filling procedure at once. Finding an appropriate number of X-bits to fill each time, however, is a tricky problem. If this number is too small, the number of iterations for S-filling cannot be efficiently reduced; If it is too large, on the other hand, some X-bits might be unnecessarily wasted for capture-power reduction in the C-filling procedure.
Since the main purpose of C-filling is to keep capture transitions in the CUT under a threshold (say, of all the logic nodes), we can estimate the number of X-bits necessary for C-filling by checking the difference between the target transition count and the current one. Suppose the number of transitions after the th pass of S-filling is . We have this difference as (8) Generally speaking, there is linear correlation between the transition count of the logic nodes in the combinational portion and that of the scan cells. Therefore, in the following C-filling pass, we determine the number of X-bits to be filled as (9) Based on the above, we maintain a list of those unfilled X-bits and sort them based on their C-impact value in non-increasing order. For each C-filling process, we choose the top X-bits and fill them accordingly. The C-impact values are updated before every C-filling process. In our experiments, we find that can converge quickly after a few passes of S-filling and C-filling, which verifies the efficiency of the proposed solution.
2) Combining S-Filling and Adjacent Fill: The advantage of S-filling compared to Adjacent fill [20] is the consideration for shift-out power dissipation, but this is associated with a high computational cost.
Therefore, if the impact of X-bits on shift-out power is less significant than that on shift-in power, we can simply use Adjacent fill for shift-power reduction, thus cutting down the computational time. Based on this observation, we divide the S-im- pact for every X-bit into two parts: and , represented for the impact of this X-bit on shift-in power and shift-out power, respectively. The proposed S-filling (see Section IV-B) will be conducted only for those X-bits having higher -impact value than their -impact value. The other X-bits will be filled by Adjacent fill.
With the above methods, the flow of the enhanced algorithm is shown in Fig. 8 and its computational time can be controlled at an acceptable level for most circuits.
V. EXPERIMENTAL RESULTS
To evaluate the effectiveness and efficiency of the proposed iFill solution, we conduct experiments on several ISCAS'89 and ITC'99 benchmark circuits on a 2 GHz PC with 1 GB RAM. The transition delay fault test sets for these circuits are generated by a commercial application test pattern generation (ATPG) tool. The experimental setup for these circuits are listed in Table I , including the number of scan cells (#sff), the number of logic nodes (#gate), the number of test patterns (#pattern), and the percentage of X-bits (X%).
The peak power constraint for the CUT's transitions for ISCAS'89 and ITC'99 circuits are set as 20% and 10% of the total logic nodes, respectively. That is, fewer than 20% (10%) of the logic nodes in the CUT are allowed to make transitions during capture to avoid IR-drop (ground bounce) related problems. 2 There are already some capture violations in several initial test cubes before X-filling, listed under "#ori vios", we get this data by counting the number of logic nodes that already have transitions during the at-speed capture cycle before the X-bits in the test cube are filled, and these violations cannot be avoided by any X-filling methods.
A. Experiments on Shift-Power Reduction
Table II compares the shift-power reduction for Original, Adjacent fill [20] , and the proposed S-filling method when all X-bits are utilized for shift-power reduction, in terms of [38] including both shift-in and shift-out phases. The shift-power reduction percentage of S-filling compared to Adjacent fill are listed under "Red". We can see that although [20] can already reduce the shiftpower significantly when compared to the "Original" test patterns where X-bits are filled randomly by the test pattern generator, S-filling can still achieve significant shift-power reduction over Adjacent fill. This is expected because [20] fills X-bits for shift-in power reduction only, which may result in excessive shift-out power dissipation. By considering the shift transition probability in both test stimuli and test responses with some computational complexity overhead, the shift-power of the circuit with S-filling can be reduced dramatically, especially for larger circuits. Consequently, our technique is able to reduce the accumulated thermal effects during test, and hence enables higher shift frequency and/or more test parallelism for test cost reduction.
B. Experiments on Capture-Power Reduction
Table III compares the capture-power reduction of the proposed C-filling procedure with that of Preferred fill [23] (we do not compare with [24] because it only has results for stuck-at tests), when all X-bits are utilized to control capture transitions. "Cap. sffs", "Ave. Cap.", "Peak Cap.", and "#vio.s" represent the number of capture transitions on SFFs, the average and peak number of capture transitions on all logic nodes, and the number of test vectors that have capture transition violations in the capture cycle, respectively. and the reduction of these transitions of our C-filling procedure compared to Preferred fill are listed under "Red. sffs", "Red. Ave.", and "Red. Peak".
From this table, we can observe that, while the Preferred fill can significantly cut down the capture transitions compared to "Original" test patterns, the proposed C-filling can further achieve significant capture-power reduction compared to Preferred fill, as shown under "Red. sffs", "Red. Ave.", and "Red. Peak". Among these three capture transitions reduction values, we can see that, the proposed C-filling procedure usually can achieve higher average capture transitions in all the circuit nodes, which has more correlation to the capture power value than capture transitions in the scan cells. The maximum capture transition is also better controlled by C-filling, which facilitates to reduce the number of test patterns that violate the capture power threshold. These results prove the effectiveness of using C -impact to guide the X-filling process for capture-power reduction, by which we can use C-filling to control capture transitions of the test patterns that may violate the capture power threshold with fewer X-bits.
C. Experiments on Simultaneous Shift-and Capture-Power Reduction
Table IV compares the proposed holistic X-filling technique for simultaneous shift-and capture-power reduction against the method proposed in [25] , which proposed to use half of the X-bits for capture-power reduction with Preferred fill [23] while the remaining X-bits are filled using Adjacent fill [20] for shiftpower reduction. The average and peak shift-and capture-transition count and the corresponding reduction ratio of the proposed "iFill" against the method in [25] are listed under "iFill", " [25] ", and "Red." below "Ave. Shift", "Peak Shift", "Ave. Cap.", and "Peak Cap.", respectively. The number of test patterns that violates the capture transition count limit ("#vio.s") of "iFill" and " [25] " are also listed below "#vio.s".
From Table IV , the proposed iFill technique generally achieves significant peak capture-power reduction when compared to [25] , and thus iFill causes much fewer capture-power violations. This is expected as: 1) [25] used Preferred fill for capture power reduction, while the proposed iFill technique outperforms Preferred fill on capture violation control and 2) iFill can use more than half of the X-bits for capture-power reduction, if necessary. We can also observe that the average capture transition of iFill is similar to [25] . This is because, as discussed early, the objective of capture-power reduction is to keep it under the safe limit. As long as this objective is achieved, there is no need to further reduce it.
We can also see that the average shift-power reduction of the proposed iFill is much higher than that of [25] because: 1) the proposed iFill uses the S-filling procedure to reduce shift-power, which takes both shift-in and shift-out transitions into account during X-filling, while [25] utilizes Adjacent fill that can only reduce shift-in power and 2) the proposed iFill can control the capture power under the threshold with fewer X-bits by the C-filling procedure, while [25] has only half of the X-bits for shift-power reduction.
The peak shift-power reduction ratio of these two techniques are similar, and iFill may lead to higher peak shift-power than [25] in some circuits. This is mainly because there are some patterns in the test set that only contain very few X-bits, which limits the efficiency of X-filling techniques on shift-power reduction. Moreover, for test patterns with very high capture-power, iFill is likely to use most of the X-bits to reduce capture transitions (i.e., less X-bits are used for shift-power reduction), while [25] still fills half of the X-bits using Adjacent fill.
D. Experiments on Computational Time of the Proposed X-Filling Technique
Despite of its effectiveness on test power reduction, the runtime of the proposed iFill may be very high, which limits its scalability for large industrial design. To solve this problem, we also perform the enhanced algorithm proposed in Section IV-D to verify its runtime and shift-and capture-power reduction efficiency. Table V shows the results of the enhanced X-filling procedure on average shift-power ("Ave.Shift") in term of , average capture-power ("Ave.Cap.") in term of transition count of circuit nodes, runtime of the proposed X-filling procedure(" ") and runtime of test pattern generation (" ").
From this table and the results from Table IV we can see that, although we may have higher average capture transitions than the original flow, it has no impact on reducing capture-power violations. At the same time, we cannot achieve the same amount of shift-power reduction because fewer X-bits are used for this objective, especially for the shift-out phase. Nevertheless, by reducing the number of iterations for S-filling and C-filling and the number of calculations for S-impact and C-impact, the running time of the proposed X-filling technique in Fig. 8 is significantly reduced when compared to the original procedure. In particular, it is much shorter than the runtime needed for the test pattern generation process ( ).
VI. CONCLUSION AND FUTURE WORK
This paper presents an effective and efficient impact-oriented X-filling method, namely "iFill", which is able to keep the CUT's capture-power within its peak power rating while reduce the CUT's shift-power as much as possible. Another contribution of the proposed technique is that it is able to cut down power consumptions in both shift-in and shift-out processes. Experimental results on ISCAS'89 and ITC'99 benchmark circuits demonstrate its effectiveness.
In this work, all X-bits in given test cubes are used for test power reduction. In practice, however, these X-bits may be used for other purposes (e.g., test compression). We plan to take the above into consideration in our future work to develop holistic X-filling solutions that are able to fulfill different needs.
